
IDT82V3202
EBU WAN PLL
Electrical Specifications
101
September 11, 2009
8.3.2.2
LVDS Output Port
Figure 21. Recommended LVDS Output Port Line Ter-
mination
OUT1_POS
OUT1_NEG
100
2 kHz
to
667 MHz
50
(transmission line)
50
(transmission line)
Table 41: LVDS Output Port Electrical Characteristics
Parameter
Description
Min
Typ
Max
Unit
Test Condition
VCM
Input Common-mode Voltage Range
0
1200
2400
mV
VDIFF
Input Peak Differential Voltage
100
900
mV
VIDTH
Input Differential Threshold
-100
100
mV
RTERM
External Differential Termination Impedance
95
100
105
VOH
Output Voltage High
1350
1475
mV
RLOAD = 100 ± 1%
VOL
Output Voltage Low
925
1100
mV
RLOAD = 100 ± 1%
VOD
Differential Output Voltage
250
400
mV
RLOAD = 100 ± 1%
VOS
Output Offset Voltage
1125
1275
mV
RLOAD = 100 ± 1%
RO
Differential Output Impedance
80
100
120
VCM = 1.0 V or 1.4 V
RO
RO Mismatch between A and B
20
%
VCM = 1.0 V or 1.4 V
VOD
Change in VOD between Logic 0 and Logic 1
25
mV
RLOAD = 100 ± 1%
VOS
Change in VOS between Logic 0 and Logic 1
25
mV
RLOAD = 100 ± 1%
ISA, ISB
Output Current
24
mA
Driver shorted to GND
ISAB
Output Current
12
mA
Driver shorted together
tRISE
Output Rise time (20% to 80%)
200
300
pS
RLOAD = 100 ± 1%
tFALL
Output Fall time (20% to 80%)
200
300
pS
RLOAD = 100 ± 1%
tSKEW
Output Differential Skew
50
pS
RLOAD = 100 ± 1%